

	(Continued)								
a anna E									
TEB 0 3 Mos 5	db	27h, 00h	;ADCINC12_1_CounterCR0						
i La Aliantia de la A	ďb	25h, 00h	;ADCINC12_1_CounterDR1						
Ara St	db	26h, 00h	;ADCINC12_1_CounterDR2						
FILENT & TRADEN	Instance name ADCIN	C12_1, Block Name	TMR(DBA00)						
	db	23h, 00h	ADCINC12_1_TimerCR0						
	db	21h, 00h	ADCINC12_1_TimerDR1						
	db	22h, 00h	;ADCINC12_1_TimerDR2						
;	Instance name Counter16_1, User Module Counter16								
:	; Instance name Counter16_1, Block Name CNTR16_LSB(DBA02)								
	db	2bh, 00h	;Counter16_1_CONTROL_LSB_REG						
	db	29h, 80h	;Counter16_1_PERIOD_LSB_REG						
	db	2ah, 64h	;Counter16_1_COMPARE_LSB_REG						
;	Instance name Counter	16_1, Block Name C	NTB16 MSB(DBA03)						
	db	2fh, 00h	;Counter16_1_CONTROL_MSB_REG						
	db	2dh, 00h	;Counter16_1_PERIOD_MSB_REG						
	db	2eh, 00h							
;	Instance name DAC8_1, U		Counter16_1_COMPARE_MSB_REG						
;	; Instance name DAC8_1, Block Name LSB(ASB11)								
;	; Instance name DAC8_1, Block Name MSB(ASA21)								
	; Instance name INSAMP_1, User Module INSAMP								
	; Instance name INSAMP_1, Block Name INV(ACA01)								
	: Instance name INSAMP_1, Block Name NON_INV(ACA00) ; Instance name INSAMP_2, User Module INSAMP								
	Instance name INSAMP	2 Diade Name Will							
, ,	Instance name INSAMP_2, Block Name INV(ACA03) Instance name INSAMP_2, Block Name NON_INV(ACA02)								
	Instance name DWM16_1	_2, DIOCK Name NO	N_INV(ACA02)						
•	Instance name PWM16_1,								
•	Instance name PWM16_ db								
		33h, 00h	;PWM16_1_CONTROL_LSB_REG						
	db	31h, 37h	;PWM16_1_PERIOD_LSB_REG						
	db	32h, 64h	:PWM16_1_PWDITH_LSB_REG						
•	Instance name PWM16_		116_MSB(DCA05)						
	db	37h, 00h	;PWM16_1_CONTROL_MSB_REG						
	db	35h, 00h	;PWM16_1_PERIOD_MSB_REG						
	db	36h, 00h	;PWM16_1_PWDITH_MSG_REG						
;	Instance name UART_1, Us		· .						
;	Instance name UART_1,	Block Name RX(DC	A07)						
	db	3fh, 00h	;UART_1_RX_CONTROL_REG						
	db	3dh, 00h	;UART_1_						
	db	3eh, 00h	;UART_1_RX_BUFFER_REG						
;	Instance name UART_1,	Block Name TX(DC)	A06)						
	db	3bh, 00h	;UART_1_TX_CONTROL_REG						
	db	39h, 00h	;UART_1_TX_BUFFER_REG						
	db	3ah, 00h	;UART_1_						
	db	ffh							

; Configuration file trailer configuration file trailer

BEST AVAILABLE COPY

Fig.7C

RECEIVED JAN -9 2004 TECHNOLOGY CENTER 2800

Soc Config.asm

0 3 2003

1

; This file is generated by the Device Editor on Application Generation. ; It contains code which loads the configuration data table generated in ; the file **PSoC** ConfigTBL.asm

export LoadConfigInit export \_LoadConfigInit export LoadConfig\_project export \_LoadConfig\_project

FLAG_CFG_MASK: mask		equ	10h	;M8C flag register REC	;M8C flag register REG address bit	
END_CONFIG_TABL	.E: equ	ffh		;end of config table indicator	TEC	
_LoadConfigInit:					HN	
LoadConfigInit:						70
Ical	ll LoadCo	onfig_pro	oject		JAN -9 2004 TECHNOLOGY CENTER:2800	EOE
ret					2004 ENTER	CEIVED
;					Ň	
; Load Configuration p	project				300	
i					~~	
_LoadConfig_project:						-
LoadConfig_project:						
or bank 1	F, FLAC	G_CFG_I	MASK		;set for	
mov	A, >Loa	dConfig <sup>-</sup>	FBL_proje	ct_Bank1 ;load bank 1 table		
mov	X, <loa< td=""><td>dConfig</td><td>FBL_proje</td><td>ct_Bank1</td><td></td><td></td></loa<>	dConfig	FBL_proje	ct_Bank1		
	dConfig				;load the	
bank 1 values					,	
and	F,~FLA	G_CFG_	MASK		;switch	
to bank 0					•	
mov	A, >Loa	dConfig1	BL_proje	ct_Bank0 ;load bank 0 table	<del>.</del>	
mov		dConfigT	BL_projec	ct_Bank0		
	dConfig				;load the	
bank 0 values						
ret	•					

; LoadConfig

;

; This function is not exported. It assumes that the address of the table

; to be loaded is contained in the X and A registers as if a romx instruction

Fig. 8A

ADCINC12.asm

;; Assembler source for the 12 bit Incremential :A/D converter.

export ADCINC12\_1\_Start export \_ADCINC12\_1\_Start export ADCINC12\_1\_SetPower export \_ADCINC12\_1\_SetPower export ADCINC12\_1\_Stop export \_ADCINC12\_1\_Stop export ADCINC12\_1\_GetSamples export \_ADCINC12\_1\_GetSamples export ADCINC12\_1\_StopAD export \_ADCINC12\_1\_StopAD export ADCINC12\_1\_flsData export \_ADCINC12\_1\_fisData export ADCINC12\_1\_iGetData export \_ADCINC12\_1\_iGetData export ADCINC12\_1\_ClearFlag export \_ADCINC12\_1\_ClearFlag

include "ADCINC12\_1.inc" include "m8c.inc"

LowByte: equ 1 HighByte: equ 0

;; Start:

;;--

;; SetPower:

;; Applies power setting to the module's analog ;;PSod block. -programmable system ;; INPUTS: A contians the power setting

;; OUTPUTS: None.

ADCINC12\_1\_Start: \_ADCINC12\_1\_Start: ADCINC12\_1\_SetPower: \_ADCINC12\_1\_SetPower: and A,03h or A,f0h

mov reg[ADCINC12\_1\_AtoDcr3],A ret

;; Stop:

;of samples

ret

;; SetPower:

;; Removes power from the module's analog ;: PSod block. Programmable system ;; INPUTS: None. ;; OUTPUTS: None.

.....

ADCINC12\_1\_Stop:

\_ADCINC12\_1\_Stop: and reg[ADCINC12\_1\_AtoDcr3], ~03h ret

;; Get\_Samples: ;; SetPower: ;; Starts the A/D convertor and will place data is ;;memory. A flag ;; is set whenever a new data value is available ;; INPUTS: A passes the number of samples 10 ;;is continous). ;; OUTPUTS: None. ADCINC12\_1\_GetSamples: \_ADCINC12\_1\_GetSamples: mov [ADCINC12\_1\_bIncrC],A

ဓ or reg[INT\_MSK1],(ADCINC12\_1\_TimerMask | ADCINC12\_1\_CounterMask)

;Enable both interrupts mov [ADCINC12\_1\_cTimerU],0 ;Force the

;number

;Timer to do one cycle of rest or reg[ADCINC12\_1\_AtoDcr3],10h ;force the

Integrator into reset

mov [ADCINC12\_1\_cCounterU],ffh ;Initialize ;Counter

mov reg[ADCINC12\_1\_TimerDR1],ffh mov reg[ADCINC12\_1\_CounterDR1],ffh mov reg[ADCINC12\_1\_TimerCR0],01h ;enable the Timer mov [ADCINC12\_1\_fIncr],00h ;A/D Data ;Ready Flag is reset

Fig.94

## 1300

ferrupt Vector Table

N.

; Interrupt vector table entries are 4 bytes long ;and contain the code ; that services the interrupt (or causes it to be ;serviced).

## AREA TOP(ROM, ABS)

org 0 ; Reset Interrupt Vector jmp\_\_start ; First instruction ;executed following a Reset

org 04h ; Supply Monitor Interrupt ;Vector // call void\_handler reti

org 08h ; <del>PSoc</del> Block DBA00 ;Interrupt Vector Bussen ljmp ADCINC12\_1\_TMR\_INT reti

org 0Ch ; <del>PSod</del> Block DBA01 ;Interrupt Vector /305\_\_limp\_ADCINC12\_1\_CNT\_INT reti

> org 10h ; PSoe Block DBA02 ;Interrupt Vector // call void\_handler reti

org 14h ; PSoc Block DBA03 ;Interrupt Vector ljmp Counter16\_1INT reti

org 18h ; PSoc Block DCA04 ;Interrupt Vector // call void\_handler reti org 1Ch ; Sod Block DCA0 ;Interrupt Vector ljmp PWM16\_1INT reti

org 20h ; Soof Block DCA06 ;Interrupt Vector ljmp UART\_1TX\_INT reti

org 24h ; PSoof Block DCA07 ;Interrupt Vector / ljmp UART\_1RX\_INT /305 reti

> org 28h ; Analog Column 0 ;Interrupt Vector // call void\_handler reti

org 2Ch ; Analog Column 1 ;Interrupt Vector // call void\_handler reti org 30h ; Analog Column 2 ;Interrupt Vector

TECHNOLOGY CENTER 2800

JAN -9 2004

// call void\_handler reti

org 34h ; Analog Column 3 ;Interrupt Vector // call void\_handler reti

org 38h ; GPIO Interrupt Vector // call void\_handler reti

org 3Ch ; Sleep Timer Interrupt ;Vector jmp SleepTimerISR reti

Fig, 13A



1350		BS2 13	53
13.51 boot.asmiinterruptiNam start Interrupt1 Interrupt2 Interrupt3 Interrupt4 Interrupt5 Interrupt6 Interrupt7 Interrupt8 Interrupt9 Interrupt10 Interrupt11 Interrupt12	Reset   Supply Monitor   DBA00   DBA01   DBA02   DBA03   DCA04   DCA05   DCA06   DCA07   Analog Column 0   Analog Column 1	Upt Name Fixed Fixed PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block PSoC*Block	Programmable System Programmable System Programmable System Programmable System Programmable System Programmable System Programmable System Programmable System
Interrupt13 Interrupt14 Interrupt15	Analog Column 2 Analog Column 3 GPIO Sleep Timer	PSeC <sup>®</sup> Block PSeC <sup>®</sup> Block PSeC <sup>®</sup> Block Fixed Fixed	Programmable System

Fig. 13B

RECEIVED JAN -9 2004 TECHNOLOGY CENTER 2800